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Titanium oxide TiO2 layer was used to control the flatband voltage VFB of p-type
metal-oxide-semiconductor field effect transistors. TiO2 was deposited by plasma enhanced atomic
layer deposition PE-ALD on hafnium oxide HfO2 gate dielectrics. Comparative studies between
TiO2 and Al2O3 as capping layer have shown that improved device properties with lower
capacitance equivalent thickness CET, interface state density Dit, and flatband voltage VFB
shift were achieved by PE-ALD TiO2 capping layer. © 2010 American Institute of Physics.
doi:10.1063/1.3330929
Among various high-k gate oxides, HfO2 is a front up
choice due to stable interface with silicon channel, preferable
band offset, and good dielectric properties.1 However, a large
negative shift in the threshold voltage Vth up to 750 mV is
a big concern for p-FETs.1,2 The presence of positive fixed
charges caused by oxygen vacancy Vo in HfO2 was pro-
posed to be a major cause for this phenomenon.3 Since Al
incorporation is supposed to compensate the Vo resulting in
Vth shift, the use of Al2O3 or AlN capping layer or Al incor-
poration in gate oxides was proposed to suppress the Vth
shift.4–6 However, compared to rather well-established tech-
niques for Vth shift control using capping or alloying the gate
oxides with rare earth oxides for n-FET,7,8 relatively little
study has been reported for controlling Vth shift of p-FET.
Meanwhile, recent studies have shown that the
SiO2/high k interface plays a significant role in controlling
VFB shift due to dipole layer formation and vertical position
of inserted layer is important for several different inserted
oxide layers.9,10 For n-FET, it was shown that the Vth tuning
is strongly correlated with the electronegativity of rare earth
element.11 Thus, we expect that the insertion layer composed
of elements with higher electronegativity than Hf in high-
k/Si interface may increase the effective work function
EWF for p-FETs. Finding additional element to tune the
VFB shift besides Al containing layer would be give us more
degree of freedom in fabricating high performance metal-
oxide-semiconductor field effect transistors MOSFET de-
vices. In this article, we investigated the insertion of plasma
enhanced atomic layer deposition PE-ALD TiO2 layer for
HfO2 gate oxide for controlling the VFB shift of p-FET and
compared the electrical properties with Al2O3 insertion layer.
TiO2 was chosen due to the fact that Ti has the same elec-
tronegativity 1.5 as Al but with relatively high dielectric
constant.1
HfO2 and TiO2 layers were deposited by home-made
PE-ALD system. For PE-ALD of TiO2 and HfO2 layers, tet-
rakisdimethylaminotitanium and tetrakisdimethylamino
hafnium were used as precursors, respectively, and oxygen
plasma as a reactant. For PE-ALD La2O3 and Al2O3 layers,
lanthaniumisopropylcyclopentadienyl LaiPrCp3 and tri-
methylaluminium was used as La and Al precursors, respec-
tively. The thicknesses of HfO2 and each inserted layer were
approximately 4 and 1 nm, respectively. The thickness was
routinely measured using ellipsometry. X-ray photoelectron
spectroscopy XPS measurements were carried out in Es-
calab 2201-XL equipped with a Mg K x-ray source and a
hemispherical detector. Postdeposition annealing PDA and
forming gas annealing FGA were carried out at 400 °C for
10 min in N2 ambient and 400 °C for 30 min in H2 5%
−N2 95%, respectively. Ru was deposited using a dc mag-
netron sputtering as a metal gate through patterned shadow
mask and Au was deposited using thermal evaporation as a
backside electrode. Then, high temperature annealing HTA
was performed at Ta=550, 700, and 800 °C for 10 s in
vacuum to manifest the effect of Fermi level pinning FLP
for each prepared sample. Capacitance-voltage C-V and
current-voltage I-V characteristics were measured using
Keithley 4200 semiconductor parameter analyzer and
HP4284 LCR meter. The extraction of capacitance equiva-
lent thickness CET values and interface state density Dit
is described in our previous reports.12,13
Figure 1a shows XPS spectra in Al 2p binding energy
region for as-deposited and HTA Ta=800 °C HfO2
samples with Al2O3 top layer Si /HfO2 /Al2O3. For both
samples, Al 2p peak is observed clearly at 75 eV, indicating
the presence of Al2O3 top layer. However, the intensity of
this peak becomes smaller after HTA at 800 °C. Since XPS
peak intensity is inversely proportional to the depth of atoms
from the surface, we infer that the Al atoms diffused into the
dielectric layer.14 Similarly, Fig. 1b shows the XPS spectra
of Ti 2p3/2 peak for as-deposited and HTA Ta=800 °C
HfO2 samples with TiO2 top layer Si /HfO2 /TiO2. Similar
to Si /HfO2 /Al2O3 sample, the intensity of Ti 2p3/2 peak at
460 eV decreased after HTA. Although we could not obtain
depth profiles of Al or Ti due to its very small thickness
4–5 nm, these results indicate that the HTA produces
indiffusion of Al or Ti into the interface layer between high k
and Si. Moreover, the deconvoluted XPS spectra in Fig. 1baElectronic mail: hyungjun@yonsei.ac.kr.
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shows the formation of Ti–Si–O bonding, clearly showing
the indiffusion of Ti atoms to interface layer.
Figure 2a shows C-V curves for a MOS capacitor using
HfO2 as gate dielectric without any inserted layers after PDA
and FGA, followed by HTA with varying Ta from 550 to
800 °C. The capacitance value decreases with increasing
annealing temperature, due to the interfacial layer formation
at Si /HfO2 interface. A shoulder is observed for the sample
with Ta=550 °C, which is attributed to the formation of
interface states originated from Hf diffusion and subsequent
interfacial layer mixing.15 Due to this, the VFB was changed
a little bit from 0.02 V to 0.24 eV after HTA at Ta
=550 °C. However, after HTA at higher temperatures, the
VFB shifted to negative direction; 0.14 V at Ta=700 °C
and 0.20 V at Ta=800 °C. Figure 2b shows C-V curves
for Si /HfO2 no insertion layer, Si /HfO2 /Al2O3, and
Si /HfO2 /TiO2 samples after HTA at 800 °C. The MOS ca-
pacitors with Al2O3 and TiO2 insertion layers have shown
smaller VFB shift 0.15 and 0.12 eV, respectively than
that without any insertion layer 0.22 eV, indicating that
both Al2O3 and TiO2 insertion layers effectively prevent the
Vth shift for p-MOS capacitors after HTA process.
Figure 3 shows the CET and Dit values before and after
HTA at 800 °C for these samples. For all these samples, the
CET values increase after HTA, which is due to the forma-
tion of interface layer between HfO2 and Si. Among the
three samples, Si /HfO2 /TiO2 has the smallest CET 1.38
and 1.57 nm before and after HTA, compared to the other
1.45 and 1.62 nm before and after HTA for pure HfO2 and
1.50 and 1.70 nm before and after HTA for Si /HfO2 /Al2O3.
This is primarily due to larger dielectric constant of TiO2
40–80 than that of Al2O3 k=9 or HfO2 k=25.1 Mean-
while, the Dit values were found to increase approximately
twice after HTA for HfO2 and Si /HfO2 /Al2O3. Before HTA,
the Dit values of pure HfO2 dielectric and Al2O3 /HfO2 are
essentially identical 21011 eV−1 cm−2, while that for
Si /HfO2 /TiO2 sample was smaller 11011 eV−1 cm−2.
This better Dit by using TiO2 insertion layer agrees with a
previous report.16 These results clearly show that although
the ability of tuning VFB is almost same for Al2O3 and TiO2
insertion layer, TiO2 is a better choice due to the benefits in
low CET and Dit.
Figure 4a shows C-V curves for MOS capacitors with
HfO2 gate oxide with top and bottom-inserted TiO2 layer
after HTA at 800 °C. There is only a mere difference in the
capacitance depending on the position of inserted TiO2 layer.
However, we observe clear difference in VFB depending on
the position of inserted TiO2 layer. Figure 4b shows VFB
VFB=VFB of HfO2/insertion layer—VFB of HfO2 for four
different samples after HTA at 800 °C. Here, the top-
inserted layers of Al2O3 and TiO2 show similar values in
terms of VFB 150 mV. However, larger VFB
250 mV was achieved when TiO2 is inserted at the bot-
tom of HfO2 layer. Thus, we infer that the high-k/Si interfa-
cial layer plays a dominant role in tuning of VFB. In other
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FIG. 1. XPS spectra for as-deposited and HTA Ta=800 °C HfO2 samples
with Al2O3 or TiO2 capping layer: a Al 2p and b Ti 2p3/2.
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FIG. 2. a C-V curves of MOS capacitor with HfO2 as a gate insulator after
HTA from 550 to 800 °C b C-V curves of the MOS capacitors with HfO2,
HfO2 /Al2O3, and HfO2 /TiO2 as a gate insulator after HTA at 800 °C.
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FIG. 3. CETs and Dit value of the MOS capacitors with HfO2, HfO2 /Al2O3,
and HfO2 /TiO2 as a gate insulator after HTA at 800 °C.
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words, VFB is highly affected by the formation of an addi-
tional dipole layer at the HfO2 /Si interface. When Ti is lo-
cated at the top of HfO2, Ti atoms need to diffuse to high
k/Si interface forming a dipole layer near the interface of the
Si /HfO2. Thus, the VFB is larger for bottom inserted TiO2
layer compared to top-inserted TiO2 layer. Finally, Fig. 4b
also shows the result for La2O3 insertion layer to verify the
polarity of VFB shift, showing a negative shift VFB VFB
−200 mV applicable in the n-FET device as reported
previously.7,8
Based upon our current results with the findings in pre-
vious reports, we confirm that the primary cause for the VFB
tuning by inserted TiO2 layer is an additional dipole layer
formation at high-k/Si interfacial layer. The Ti atoms make
Hf–O–Ti and Ti–O–Si configurations at the high-k/Si inter-
face, generating dipole layers.10,11 The strength and the di-
rection of dipole vector depend on the electronegativity of
the atoms, where the dipole strength has an inversely propor-
tional relationship with electronegativity.11 The electronega-
tivity of Ti is approximately same as that of Al 1.5 which is
larger than that of Hf 1.3, and smaller than that of Si
1.8.17 Thus, the direction of dipole vector is determined
toward to the Si substrate because the +Q pole is formed on
both Hf and Ti in Hf–O–Ti and Ti–O–Si configurations, re-
spectively. After the dipole formation, the EWF of metal gate
increases due to effect of + electric field from the interface
dipoles, minimizing the FLP effect.
In this study, systematical studies were conducted on the
properties of TiO2 insertion layer to increase the EWF, and
thereby reduce the FLP effect in p-FETs. The results show
that the HfO2-based gate dielectric with inserted TiO2 layer
can move the VFB into + direction after HTA process com-
pared to the device that used only HfO2 as gate oxide with-
out any insertion layers. Considering the amount of VFB shift
and CET from the sample with TiO2 layer inserted at the
bottom of HfO2 gate dielectric, TiO2 insertion layer can be
regarded as a highly promising candidate for suppression of
FLP effect in p-FETs with HfO2 gate dielectrics.
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